Express Mail Label No. EL 394 376 670 US

Docket No. 11675.114.1

Total Pages in this Submission 23

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application

						Washingto	on, D.C. 20231		
				filing under 35	5 U.S	.C. 111(a) and	37 C.F.R. 1.53	(b) is a new utility patent ap	
invent			d: K STRUC	TIDE					42
GA.	IL S	IACI	XSIKUC	IUKL					7940
									330
and in									Ü
Kei-	-Yu K	60							
If a C	ONT	INUA	TION AF	PLICATION,	chec	k appropriate	box and supply	the requisite information:	
	Conti	inuat	ion 🛚	Diyisional		Continuation	n-in-part (CIP)	of prior application No.:	08/846,671
Which	h is a	:							
	Conti		ion 🗌	Divisional		Continuation	n-in-part (CIP)	of prior application No.:	
Which					_				
	Conti	nuat	ion 📙	Divisional		Continuation	n-in-part (CIP)	of prior application No.:	
Enclo	sed a	are:							
						Applicati	on Elements		
1.	X	Filir	ig fee as	calculated an	d trar	nsmitted as de	scribed below		
2.	X	Spe	cification	having		23	pages and ir	ncluding the following:	
	a.	×	Descrip	tive Title of the	e Inve	ention			
	b.	X	Cross F	References to	Relat	ted Application	s (if applicable)		
-	C.		Stateme	ent Regarding	Fede	erally-sponsore	ed Research/De	velopment (if applicable)	
	. d.		Referen	nce to Microfic	he A	ppendix <i>(if app</i>	olicable)		
	e.	\boxtimes	Backgro	ound of the Inv	ventic	on			
	f.	\boxtimes	Brief Su	ımmary of the	Inve	ntion			
	g.	X	Brief De	escription of th	ne Dra	awings <i>(if dra</i> พ	vings filed)		
	h.	X	Detailed	d Description		•	•		
	i.	×) as Classified	d Belo	ow			
	j. 🛮 Abstract of the Disclosure								
1	-								

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 11675.114.1

Total Pages in this Submission 23

						23	
	_				ments (Continued)		
3.	X	Dra	awing(s) (wher	en necessary as prescribed by	35 USC 113)		
	a.	. 🛛	Formal	Number of Sheets	2		
	b.	. 🗆	Informal	Number of Sheets			
4.	×	Oat	th or Declaration	ion			
	a.	. 🗆	Newly execu	uted (original or copy)] Unexecuted		
	b.	. 🛚	Copy from a	a prior application (37 CFR 1.63	3(d)) (for continuation/division	nal application only)	
	C.	. 🗆	With Power of	of Attorney Without P	Power of Attorney		
	d.	. 🗆	Signed state	OF INVENTOR(S) ement attached deleting inventors, 1.63(d)(2) and 1.33(b).	or(s) named in the prior ap	plication,	
5.	X	Incorporation By Reference (usable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.					
6.		Con	nputer Prograi	am in Microfiche (Appendix)			
7.		Nuc	cleotide and/or	r Amino Acid Sequence Submi	ilssion (if applicable, all mus	st be included)	
	a.		Paper Copy			•	
	b.		Computer Re	deadable Copy (identical to com	nputer copy)		
	C.		Statement Ve	erifying Identical Paper and Co	omputer Readable Copy		
				Accompanying #	Application Parts		
8.	X	Assi	ignment Paper	ers (cover sheet & document(s)	;))		
9,		37 CFR 3.73(B) Statement (when there is an assignee)					
10.		English Translation Document (if applicable)					
11.		Information Disclosure Statement/PTO-1449 Copies of IDS Citations					
12.		Preli	liminary Ameno	dment			
13.	×	Acknowledgment postcard					
14.	×	Certificate of Mailing					

First Class

Express Mail (Specify Label No.): EL 394 376 670 US

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 11675.114.1

Total Pages in this Submission 23

		Δ	Accompanying A	Application P	arts (Continue	ed)		
15. 🔲 (Certified C	opy of Priority	y Document(s) (if	f foreign priori	ty is claimed)			
16. 🗆 ,	Additional Enclosures (please identify below):							
							į	
	İ							
_			Fee Calcu	ılation and Tr	ransmittal			
			CLAIMS	S AS FILED				
For		#Filed	#Allowed	#Extra	Rat	te	Fee	
Total Claims		20	- 20 =	0	× \$18	3.00	\$0.	0.00
indep. Claim		6	- 3 =	3	× \$78	3.00	\$234.	.00
Multiple Dep	endent Ci	laims (check	if applicable)				\$0.	.00
071159 EE						BASIC FEE	\$690.	.00
OTHER FEE	E (specity	purpose)					\$0.	.00
					тс	OTAL FILING FEE	\$924.	.00
☐ The Comas descri	ribed below Charge the Credit any Charge any Charge the	r is hereby autl v. A duplicate e amount of overpayment. y additional fili	thorized to charge copy of this shee ing fees required t in 37 C.F.R. 1.18	e and credit D tet is enclosed as filing fee. under 37 C.F	l. ⁻ .R. 1.16 and 1.	t No. 23-3178		
Dated: May	75 20			B ₁	radley K. DeSai	Signature ndro, Reg. No. 34,521		
Dated: May	<i>, 2</i> 00	00				1111111 22901		
cc:					PATENT	TRADEMARK OFFICE		

TRANSMITTAL LETTER (General - Patent Pending)

Docket No. 11675.114.1

In Re Application Of: Kei-Yu Ko

Serial No.

Filing Date

Examiner

Group Art Unit

Not yet assigned

Herewith

Not yet assigned

Not yet assigned

Title:

GATE STACK STRUCTURE

TO THE ASSISTANT COMMISSIONER FOR PATENTS:

Transmitted herewith is:

Utility Patent Application Transmittal (3 pgs); Divisional Application (23 pgs); Declaration and Oath; Assignment; Two (2) Sheets of Formal Drawings; Check No. //5702 in the amount of \$924.00; Certificate of Mailing by Express Mail, No. EL 394 376 670 US; Postcard

in the above identified application.

- No additional fee is required.
- A check in the amount of \$924.00

is attached.

- 23-3178 as described below. A duplicate copy of this sheet is enclosed.
 - Charge the amount of
 - \boxtimes Credit any overpayment.
 - \boxtimes Charge any additional fee required.

Dated: May 25, 2000

Bradley K. DeSandro, Reg. No. 34,521



022901

PATENT TRADEMARK OFFICE

I certify that this document and fee is being deposited with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and is addressed to the Assistant Commissioner for Patents, Washington, D.C.

Signature of Person Mailing Correspondence

cc:

Typed or Printed Name of Person Mailing Correspondence

Inventor One Given Name:: Kei-Yu

Family Name:: Ko

Postal Address Line One:: 4611 E. Rockbury Ct.

City:: Meridian

State or Province:: Idaho

Country:: USA

Postal or Zip Code:: 83642 City of Residence:: Meridian

State or Province of Residence:: Idaho

Country of Residence:: USA Citizenship Country:: USA

CORRESPONDENCE INFORMATION

Name Line One:: Bradley K. DeSandro

Name Line Two:: WORKMAN, NYDEGGER & SEELEY Address Line One:: 1000 Eagle Gate Tower Address Line Two:: 60 East South Temple

City:: Salt Lake City
State or Province:: Utah

Country:: USA

Postal or Zip Code:: 84111 Telephone One:: 801-533-9800

Fax One:: 801-328-1707

Electronic Mail One:: phuft@wnspat.com

APPLICATION INFORMATION

Title Line One:: GATE STACK STRUCTURE

Total Drawing Sheets:: 2
Formal Drawings?:: Yes
Application Type:: Utility
Docket Number:: 11675.114.1

Secrecy Order in Parent Appl.?:: No

REPRESENTATIVE INFORMATION

Representative Customer Number:: 22901

Registration Number One:: 34521

CONTINUITY INFORMATION

This application is a:: DIVISION OF > Application One:: 08/846,671

Filing Date:: 04-20-1997

Source:: PrintEFS Version 1.0.1

AITORNEYS AT LAW.
1000 BAOLE GATE TOWER
60 BAST SOUTH TENIPLE
SALT LAKE CITY, UTAH 84111

WORKMAN, NYDEGGER & SEELEY

UNITED STATES PATENT APPLICATION

of

Kei-Yu Ko

for

GATE STACK STRUCTURE

2

3

4

5

6

7

8

9

10

11 12 13 14 15 16 17 18 WORKMAN, NYDEGGER & SEELEY 19 20 ATTORNEYS AT LAW 1000 EAGLE GATE TOWER 60 EAST SOUTH TEMPLE SALT LAGE CITY, UT AHEALL SALT LAGE CITY, UT AHEALL 5 ATT LAGE CITY AND TOWER 1000 EAGLE AND TOW 25 26

This is a divisional application of US Patent Application Serial No. 08/846,671, filed on April 20, 1997, titled "UNDOPED SILICON DIOXIDE AS ETCH STOP FOR SELECTIVE ETCH OF DOPED SILICON DIOXIDE", which is incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. The Field of the Invention

The present invention involves an etching process that utilizes an undoped silicon dioxide layer as an etch stop during a selective etch of a doped silicon dioxide layer that is situated on a semiconductor substrate. More particularly, the present invention relates to a process for selectively utilizing a fluorinated chemistry in a plasma etch system for etching a doped silicon dioxide layer situated upon an undoped silicon dioxide layer that acts as an etch stop.

2. The Relevant Technology

Modern integrated circuits are manufactured by an elaborate process in which a large number of electronic semiconductor devices are integrally formed on a semiconductor substrate. In the context of this document, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including but not limited to bulk semiconductive material such as a semiconductive wafer, either alone or in assemblies comprising other materials thereon, and semiconductive material layers, either alone or in assemblies comprising other materials. The term substrate refers to any supporting structure including but not limited to the semiconductive substrates described above.

Conventional semiconductor devices which are formed on a semiconductor substrate include capacitors, resistors, transistors, diodes, and the like. In advance manufacturing of integrated circuits, hundreds of thousands of these semiconductor devices are formed on a single semiconductor substrate. In order to compactly form the semiconductor devices, the

semiconductor devices are formed on varying levels of the semiconductor substrate. This requires forming a semiconductor substrate with a topographical design.

The semiconductor industry is attempting to increase the speed at which integrated circuits operate, to increase the density of devices on the integrated circuits, and to reduce the price of the integrated circuits. To accomplish this task, the semiconductor devices used to form the integrated circuits are continually being increased in number and decreased in dimension in a process known as miniaturization.

One component of the integrated circuit that is becoming highly miniaturized is the active region. An active region is a doped area in a semiconductor substrate that is used together with other active regions to form a diode or a transistor. The miniaturization of the active region complicates the formation of the interconnect structure in that, in order to maintain sufficient electrical communication, the interconnect structure must be formed in exact alignment with the active region. Also, the area of the interconnect structure interfacing with the active region must be maximized. Thus, less area is provided as tolerance for misalignment of the interconnect structure.

The increasing demands placed upon manufacturing requirements for the interconnect structure have not been adequately met by the existing conventional technology. For example, it is difficult at greater miniaturization levels to exactly align the contact hole with the active region when patterning and etching the contact hole. As a result, topographical structures near the bottom of the contact hole upon the active region can be penetrated and damaged during etching of the contact hole. The damage reduces the performance of the active region and alters the geometry thereof, causing a loss of function of the semiconductor device being formed and possibly a defect condition in the entire integrated circuit. To remedy these problems, the prior art uses an etch stop to prevent over etching.

In a conventional self-aligned etch process for a contact hole, a silicon nitride layer or cap is usually used on top of a gate stack as an etch stop layer during the self-aligned

1000 EAGLE GATE TOWER 60 EAST SOUTH TEMPLE SALT LAKE CITY, UTAH 841111 contact etch process. One of the problems in the prior art with forming a silicon nitride cap was the simultaneous formation of a silicon nitride layer on the back side of the semiconductor wafer. The particular problems depend on the process flow. For instance, where a low pressure chemical vapor deposition is used to deposit silicon nitride, both sides of the semiconductor wafer would receive deposits of silicon nitride. The presence of the silicon nitride on the back side of the semiconductor wafer causes stress which deforms the shape of the semiconductor wafer, and can also potentially cause deformation of the crystal structure as well as cause defects in the circuit. Additionally, silicon nitride deposition is inherently a dirty operation having particulate matter in abundance which tends to reduce yield. When a low pressure chemical vapor deposition process is utilized, the silicon nitride layering on the back side of the semiconductor wafer must be removed later in the process flow.

26

1

2

3

4

5

6

7

8

9

10

SUMMARY OF THE INVENTION

The present invention relates to a process for selectively plasma etching a semiconductor substrate to form a designated topographical structure thereon utilizing an undoped silicon dioxide layer as an etch stop. In one embodiment, a substantially undoped silicon dioxide layer is formed upon a layer of semiconductor material. A doped silicon dioxide layer is then formed upon the undoped silicon dioxide layer. The doped silicon dioxide layer is etched to create a topographical structure. The etch has a material removal rate that is at least 10 times higher for doped silicon dioxide than for the undoped silicon dioxide or the layer of semiconductor material.

One application of the inventive process includes a multilayer structure situated on a semiconductor substrate that comprises layers of a semiconductor material, a thin silicon dioxide layer, a layer of conductor material, and a refractory metal silicide layer. By way of example, the multilayer structure situated on a semiconductor substrate may consist of a gate oxide situated on a silicon substrate, a layer of polysilicon, and a refractory metal silicide layer on the layer of polysilicon. A substantially undoped silicon dioxide layer is then formed over the multilayer structure.

The multilayer structure is then patterned to form the designated topography. Doped silicon dioxide is then formed on the semiconductor substrate as a passivation layer. A photoresist layer is utilized to expose selected portions of the doped silicon dioxide layer that are intended to be etched. One example of a topographical structure created utilizing this process are gate stacks. The doped silicon dioxide is then selectively and anisotropically etched with a carbon fluorine etch recipe so as to self-align contact holes down to the semiconductor substrate between the gate stacks.

Each gate stack has a cap composed of substantially undoped silicon dioxide. A layer of silicon nitride or undoped silicon dioxide is deposited over the gate stacks and the semiconductor substrate therebetween. A spacer etch is performed to create silicon nitride

2

3

4

5

6

7

8

9

10

or undoped silicon dioxide spacers on the side of each gate stack. The silicon nitride or undoped silicon dioxide spacers are generally perpendicular to the base silicon layer.

The present invention contemplates a plasma etching process for anisotropic etching a doped silicon dioxide layer situated on an undoped silicon dioxide layer that acts as an etch stop. One application of the present invention is the formation of gate stacks having spacers composed of substantially undoped silicon dioxide. The undoped silicon dioxide spacers act as an etch stop. Novel gate structures are also contemplated that use a substantially undoped silicon dioxide etch stop layer for a carbon fluorine etch of a doped silicon dioxide layer, where the substantially undoped silicon dioxide etch stop layer resists etching by a carbon fluorine etch.

1

2

3

4

5

6

7

8

9

BRIEF DESCRIPTION OF THE DRAWINGS

In order that the manner in which the above-recited and other advantages and objects of the invention are obtained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated Understanding that these drawings depict only typical in the appended drawings. embodiments of the invention and are therefore not to be considered limiting of its scope, the invention will be described with additional specificity and detail through the use of the accompanying drawings in which:

Figure 1 is a partial cross-sectional elevation view of one embodiment of a multilayer structure prior to an etch, the multi-layer structure including a base silicon layer and a layer of undoped silicon dioxide, where the multi-layer structure has a layer of photoresist, and wherein a first selected pattern is defined in phantom.

Figure 2 is a partial cross-sectional elevation view of the structure seen in Figure 1, wherein the layer of undoped silicon dioxide has been etched so as to form a recess terminating upon the base silicon layer, a layer of doped silicon dioxide has been deposited thereover, where a layer of photoresist is formed over the layer of doped silicon dioxide, and wherein a second selected pattern is defined in phantom which is intended to represent an etch through the layer of doped silicon dioxide to expose a contact on the base silicon layer that is self-aligned between the layer of undoped silicon dioxide, wherein the self-alignment of the etch is due to the selectivity of the etch to undoped silicon dioxide.

Figure 3 is a partial cross-sectional elevation view of one embodiment of a multilayer structure prior to an etch, the multilayer structure including a base silicon layer and having thereon layers of gate oxide, polysilicon, tungsten silicide, and undoped silicon dioxide, where the multi-layer structure has a layer of photoresist, and wherein a first selected pattern is defined in phantom.

2

3

4

5

6

7

8

9

Figure 4 is a partial cross-sectional elevation view of the structure seen in Figure 3, wherein gate stacks are formed upon the base silicon layer, each gate stack having a spacer on a sidewall thereof and a cap on the top thereof, the gate stacks having deposited thereover a layer of doped silicon dioxide, and a layer of photoresist is deposited upon the layer of doped silicon dioxide, wherein a second selected pattern is defined in phantom which is intended to represent a fluorinated chemical etch through the layer of doped silicon dioxide to expose a contact on the base silicon layer that is self-aligned between the gate stacks, wherein the self-alignment of the etch is due to the selectivity of the etch to the materials of the spacers and the cap of the gate stacks.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The inventive process herein is directed towards selectively utilizing a plasma etch system on doped silicon dioxide (SiO₂) layer with a substantially undoped silicon dioxide layer as an etch stop. One application of the inventive process is to form a self-aligned contact. The present invention also discloses an inventive multilayer gate structure.

As illustrated in Figure 1, one embodiment of a multilayer structure 10 is created that comprises a base silicon layer 12. Overlying silicon base layer 12 is a substantially undoped silicon dioxide layer 22. Undoped silicon dioxide layer 22 can be any type of undoped oxide and be formed by a thermal process, by a plasma enhanced deposition process, or by a conventional TEOS precursor deposition that is preferably rich in carbon or hydrogen, or by a precursor of gaseous silane (SiH₄) with oxygen. In the latter process, the gaseous silane flow will result in undoped silicon dioxide layer 22.

The next layer in the embodiment of multilayer structure 10 illustrated in Figure 1 comprises a photoresist layer 24 that is processed to expose a first selected pattern 15, shown in phantom, such that silicon dioxide layer 22 will be used to create a topography in multilayer structure 10. Multilayer structure 10 is then anisotropically etched as shown by first selected pattern 15 to selectively remove material from undoped silicon dioxide layer 22 to form undoped silicon dioxide caps 16 as seen in Figure 2.

A doped silicon dioxide layer 30 is deposited over multilayer structure 10 as a passivation layer. Preferably, doped silicon dioxide layer 30 is substantially composed of borophosphosilicate glass (BPSG), borosilicate glass (BSG), or phosphosilicate glass (PSG). Most preferably, doped silicon dioxide layer 30 is substantially composed of silicon dioxide having doping of about 3% or more for boron and about 3% or more for phosphorus. A photoresist layer 32 is applied over doped silicon dioxide layer 30. Photoresist layer 32 is processed to expose a second selected portion 17 of doped silicon dioxide layer 30 that is intended to be etched. Second selected portion 17 is seen in phantom in Figure 2.

The structure seen in Figure 2 is now etched with a fluorinated or fluoro-carbon chemical etchant system to form second selected pattern 17 as illustrated in Figure 2. The preferred manner is an anisotropic plasma etch of doped silicon dioxide layer 30 down to the corresponding etch stop layer of undoped silicon dioxide cap 16. The plasma etch technique employed herein is preferably generated under a vacuum within the confines of a discharging unit and involves any type of a plasma system, including a high density plasma etcher. A conventional radio frequency reactive ion etcher (RF RIE) plasma system, a magnetically enhanced RIE (MERIE) plasma system, or an inductively coupled plasma system could be used. The preferred embodiment, however, is an RF type RIE or MERIE plasma system. It is preferred the plasma system being used has a plasma density in a range from about 10^{9} /cm³ to about 10^{11} /cm³ A high density plasma system can also be used having a plasma density in a range from about 10^{12} /cm³ to about 10^{13} /cm³

One particular embodiment of a specific structure created utilizing the inventive process is illustrated in Figure 3 wherein a multilayer structure 50 is created that comprises a base silicon layer 12. Overlying silicon base layer 12 is a gate oxide layer 14 that covers silicon base layer 12. Gate oxide layer 14 may be relatively thin in comparison with the other layers of the multilayered structure. The next layer in multilayer structure 50 comprises a polysilicon gate layer 18. Overlying polysilicon gate layer 18 is a refractory metal silicide layer 20. A known benefit of refractory metal silicides is their low resistivity. Refractory metal silicide layer 20 may comprise any refractory metal including but not limited to titanium, tungsten, tantalum, and molybdenum. Preferably, refractory metal silicide layer 20 is substantially composed of tungsten silicide (WSi_x).

Overlying refractory metal silicide layer 20 is a substantially undoped silicon dioxide layer 22 which can be formed thermally, by plasma enhanced deposition, by a conventional TEOS precursor deposition that is preferably rich in carbon or hydrogen, or by a precursor of gaseous silane (SiH₄) with oxygen. The next layer in multilayer structure 50 is a

photoresist layer 24 that is processed to expose a first selected pattern 15 shown in phantom. Multilayer structure 50 is then etched according to first selected pattern 15 to selectively remove material so as to form gate stacks 26 as illustrated in Figure 4. Each gate stack 26 has an undoped silicon dioxide cap 52 thereon which was formed from undoped silicon dioxide layer 22.

A spacer 28 in on the sidewall of each gate stack 26. Spacers 28 are formed by subjecting a layer of silicon nitride deposited over gate stacks 26 to a spacer etch. Silicon nitride spacers 28 are generally perpendicular to silicon base layer 12. Alternatively, spacers 28 can be substantially composed of undoped silicon dioxide. As such, both spacers 28 and undoped silicon dioxide caps 52 can be made from the same materials and both act as an etch stop.

Once gate stacks 26 are formed, a contact 34 is defined therebetween upon silicon base layer 12. At this point in the processing, a doped silicon dioxide layer 30, composed of a material such as PSG, BSG, or BPSG, is deposited over multilayer structure 50. A photoresist layer 32 is then applied over doped silicon dioxide layer 30. Photoresist layer 32 is processed to create a second selected pattern 17 that is illustrated in phantom in Figure 4.

The structure seen in Figure 4 is now etched with a fluorinated or fluoro-carbon chemical etchant system according to second selected pattern 17. The preferred manner of etching of doped silicon dioxide layer 30 down to its corresponding etch stop layer, which is substantially undoped silicon dioxide layer 52, is by a plasma etch. The etch technique employed herein is preferably a plasma etch involving any type of a plasma system including a high density plasma etcher as previously discussed relative to Figure 2.

One factor that effects the etch rate and the etch selectivity of the process is pressure. The total pressure has a preferred range from about 1 millitorr to about 400 millitorr. A more preferred pressure range for a plasma etch is in a pressure range from about 1 millitorr to about 100 millitorr. The most preferred pressure range for a plasma etch is from about

2

3

4

5

6

7

8

9

1 millitorr to about 75 millitorr. The pressure may be increased, however, above the most preferred ranges. For example, the RIE etch may be performed at about 100 millitorr. Selectivity can be optimized at a pressure range between about 10 millitorr and about 75 millitorr. Pressure increases may result in a loss in selectivity. The range in selectivity, however, can be adjusted to accommodate different pressures. As such, selectivity and pressure are inversely related.

Temperature is another factor that effects the selectivity of the etching process used. A preferable temperature range during the plasma etch has a range of about 10°C to about 80°C, and more preferably about 20°C to about 40°C. This is the temperature of a bottom electrode adjacent to silicon layer 12 during the etching process. The preferable range of the semiconductor materials is between about 40°C and about 130°C, and more preferably between about 40°C and about 90°C.

Undoped silicon dioxide cap 52 and silicon nitride spacers 28 protect gate stacks 26 from the fluorinated chemical etch. As illustrated in Figure 4, the etch will selectively and anisotropically remove doped silicon dioxide layer 30 above contact 34 as indicated by second selected pattern 17. The etch removes material from doped silicon dioxide layer 30 at a higher material removal rate than that of undoped silicon dioxide cap 52 and silicon nitride spacers or undoped silicon dioxide spacers 28. Preferably, the etch has a material removal rate for doped silicon dioxide is at least 10 times higher than that of undoped silicon dioxide. As such contact 34 is self-aligned between spacers 28 of gate stacks 26. The self-aligning aspect of contact 34 is due to the selectivity of the etch which assures that even in cases of misalignment of the exposure of second selected pattern 17, the fluorinated chemical etch through doped silicon dioxide layer 30 will properly place contact 34 on silicon base layer 12 and between adjacent silicon nitride spacers 28 that have been formed upon sides of gate stacks 26.

Contact 34 is preferably exposed by an anisotropic plasma etch with a fluorinated chemistry that etches through BSG, PSG, BPSG, or doped silicon dioxide in general. The etch is preferably selective to undoped silicon dioxide, silicon, and silicon nitride. The fluorinated chemical etch utilizes a type of carbon fluorine gas from the group consisting of C_2F_6 , CF_4 , C_3F_8 , C_4F_{10} , C_2F_8 , CH_2F_2 , CHF_3 , C_2HF_5 , CH_3F and combinations thereof. There are other fluorinated enchants in a substantially gas phase during the etching of the structure. An inert gas is often used in combination with the fluorinated etchant. Argon, nitrogen, and helium are examples of such an inert gas. The preferred gasses, however, are CF_4 , CH_2F_2 , CHF_3 and Ar. Alternatively CH_3F may be used in place of CH_2F_2 . In particular, the preferred enchant is a fluorine deficient gas which is defined as a gas where there are not enough fluorine atoms to saturate the bonding for the carbon atoms.

A conductive material is formed upon contact 34 between spacers 28 within second selected pattern 17 as shown in Figure 4. The conductive material will form a contact plug to contact 34. It may be desirable to clad the contact plug with a refractory metal or a refractory metal silicide. As such, second selected pattern 17 would have proximate thereto the refractory metal or silicide thereof prior to formation of the contact plug in contact with contact 34.

The present invention has application to a wide variety of structures. The top layer of the gate stack, composed of undoped silicon dioxide, can be used to create and protect various types of structures during the doped silicon dioxide etching process for structures other than gate stacks.

The present invention allows the gate stack height to be reduced. One advantage of reducing the gate stack height is to reduce the process time which results in greater throughput. The reduced gate height results in a lower etch time and a reduced contact hole aspect ratio, the latter being defined as the ratio of height to width of the contact hole. By reducing the aspect ratio, or by reducing the height of the gate stack, there will be a decrease

2

3

4

5

6

7

8

9

10

in the etch time. Another advantage of a lower gate stack height is that it reduces the overall topography which in turn results in it being easier to planarize and to use photolithographic processes. As such, the present invention increases yield.

The present invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrative and not restrictive. The scope of the invention is, therefore, indicated by the appended claims rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.

What is claimed and desired to be secured is:

1	1. A gate stack structure situated over a base semiconductor material layer, said
2	gate stack structure comprising:
3	a gate oxide layer on said base semiconductor material layer;
4	a gate layer, composed of a first conductive material, on said gate oxide layer,
5	a layer of refractory metal silicide on said gate layer;
6	an undoped silicon dioxide cap on said layer of refractory metal silicide;
7	a spacer over a lateral side of the gate layer and in contact with said base
8	semiconductor material layer, said spacer being composed of a nonconductive
9	material, wherein the lateral side of the gate layer is oriented perpendicular to said
0	base semiconductor material layer;
1	a contact plug in contact with said base semiconductor material layer
2	composed of a second conductive material, and being situated adjacent to the gate
.3	layer, and
4	a layer of doped silicon dioxide over said spacer, over said undoped silicon
5	dioxide cap, and in contact with said contact plug.
6	
17	2. The gate stack structure as recited in Claim 1, wherein said nonconductive
18	material is composed of silicon nitride.
19	
20	3. The gate stack structure as recited in Claim 1, wherein:
21	said nonconductive material is composed of undoped silicon dioxide; and
22	the spacer is integral with the undoped silicon dioxide cap.
23	
24	4. The gate stack structure as recited in Claim 1, wherein the semiconductor
	1

material is monocrystalline silicon.

A PROFESSIONAL CORPORATION ATTORNEYS AT LAW 1000 EAGLE GATE TOWER

1

2

3

4

5

6

7

8

9

10

11

12

13

14

- The gate stack structure as recited in Claim 1, wherein said refractory metal 5. silicide layer is tungsten silicide.
- The gate stack structure as recited in Claim 1, wherein said layer of doped 6. silicon dioxide layer is composed of a material selected from the group consisting of BPSG, PSG, and BSG.
- 7. The gate stack structure as recited in Claim 1, wherein the spacer is composed of a material that is one of silicon nitride and undoped silicon dioxide.
- The gate stack structure as defined in Claim 1, wherein the first conductive 8. material is polysilicon.

2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
0 EASI SCOIH IEMFLE II LAKE CITY, UTAH 84111	

9.	A gate stack structure situated over a base monocrystalline silicon layer, said
gate stack stru	icture comprising:

- a gate oxide layer on said base monocrystalline silicon layer;
- a polysilicon gate layer on said gate oxide layer;
- a layer of tungsten silicide on said polysilicon gate layer;
- an undoped silicon dioxide cap on said layer of tungsten silicide;
- a spacer over a lateral side of the gate layer and in contact with said base monocrystalline silicon layer, said spacer being composed of undoped silicon dioxide and being integral with the undoped silicon dioxide cap, wherein the lateral side of the gate layer is oriented perpendicular to said base monocrystalline silicon layer;
- a contact plug in contact with said base monocrystalline silicon layer and being:

composed of a second conductive material; and situated adjacent to the gate layer; and

a layer of doped silicon dioxide being composed of a material selected from the group consisting of BPSG, PSG, and BSG, and being situated over said spacer, over said undoped silicon dioxide cap, and in contact with said contact plug.

2

3

4

5

6

7

10.	A gate stack structure situated over a base monocrystalline silicon layer, said
gate stack stru	acture comprising:

a gate oxide layer on said base monocrystalline silicon layer,

a polysilicon gate layer on said gate oxide layer;

a layer of tungsten silicide on said polysilicon gate layer;

an undoped silicon dioxide cap on said layer of tungsten silicide;

a spacer over a lateral side of the gate layer and in contact with said base monocrystalline silicon layer, said spacer being composed of of a material that is one of silicon nitride and undoped silicon dioxide and being integral with the undoped silicon dioxide cap, wherein the lateral side of the gate layer is oriented perpendicular to said base monocrystalline silicon layer;

a contact plug in contact with said base monocrystalline silicon layer and being:

> composed of a second conductive material; and situated adjacent to the gate layer; and

a layer of doped silicon dioxide being composed of a material selected from the group consisting of BPSG, PSG, and BSG, and being situated over said spacer, over said undoped silicon dioxide cap, and in contact with said contact plug.

a pair of gate stacks situated over a base semiconductor material layer, each said gate 2 stack comprising: 3 a gate oxide layer on said base semiconductor material layer, 4 a gate layer, composed of a first conductive material, on said 5 gate oxide layer; 6 a layer of refractory metal silicide on said gate layer; 7 an undoped silicon dioxide cap on said layer of refractory 8 metal silicide; and 9 a spacer in contact with a lateral side of each said gate stack 10 and with said base semiconductor material layer, said spacer being 11 composed of a nonconductive material, each said lateral side of each 12 said gate stack being perpendicular to said base semiconductor 13 material layer; 14 a contact plug in contact with said base semiconductor material layer 15 composed of a second conductive material, and being situated between said pair of 16 gate stacks; and 17 a layer of doped silicon dioxide over said spacer, over said undoped silicon 18 dioxide cap, and in contact with said contact plug. 19 20 ETENETE ETSHETE 22 22 A gate structure as recited in Claim 11, wherein said nonconductive material 12. is composed of silicon nitride.

A gate structure comprising:

11.

1

3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
60 EAST SOUTH TEMPLE SALT LAKE CITY, UTAH 84111

2

13. The gate structure as recited in Claim 11, wherein:
said nonconductive material is composed of undoped silicon dioxide; and
each said spacer is integral with a respective one of said undoped silicon
dioxide caps.

14. A process as recited in Claim 11, wherein the semiconductor material is monocrystalline silicon.

- 15. A process as recited in Claim 11, wherein said refractory metal silicide layer is tungsten silicide.
- 16. A process as recited in Claim 11, wherein said layer of doped silicon dioxide layer is composed of a material selected from the group consisting of BPSG, PSG, and BSG.
- 17. A process as recited in Claim 11, wherein the spacer is composed of a material that is one of silicon nitride and undoped silicon dioxide.
- 18. A gate structure as defined in Claim 11, wherein the first conductive material is polysilicon.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

A gate structure comprising: 19.

a pair of gate stacks situated over a base monocrystalline silicon layer, each said gate stack comprising:

> a gate oxide layer on said base monocrystalline silicon layer; a polysilicon gate layer on said gate oxide layer;

a layer of tungsten silicide on said polysilicon gate layer;

an undoped silicon dioxide cap on said layer of tungsten silicide; and

a spacer over a lateral side of each said gate stack and in contact with said base monocrystalline silicon layer, said spacer being composed of undoped silicon dioxide and being integral with the undoped silicon dioxide cap, wherein the lateral side of each said gate stack is oriented perpendicular to said base monocrystalline silicon layer;

a contact plug in contact with said base monocrystalline silicon layer and being composed of a second conductive material, and being situated between said pair of gate stacks; and

a layer of doped silicon dioxide over said spacer, over said undoped silicon dioxide cap, and in contact with said contact plug.

	6
	7
	8
	9
	10
	11
	12
	13
	14
	15
	16
	17
	18
	19
SALT LAKE CITY, UTAH 84111	

2

3

4

5

20			, ,	
20.	А	oate	structure	comprising:
20.	4.3	Succ	Ju uotai o	COMPTRILE.

a pair of gate stacks situated over a base monocrystalline silicon layer, each said gate stack comprising:

a gate oxide layer on said base monocrystalline silicon layer; a polysilicon gate layer on said gate oxide layer;

a layer of tungsten silicide on said polysilicon gate layer;

an undoped silicon dioxide cap on said layer of tungsten silicide; and

a spacer over a lateral side of each said gate stack and in contact with said base monocrystalline silicon layer, said spacer being composed of a material that is one of silicon nitride and undoped silicon dioxide, each said lateral side of each said gate stack being perpendicular to said base monocrystalline silicon layer;

a contact plug in contact with said base monocrystalline silicon layer and being composed of a second conductive material, and being situated between said pair of gate stacks; and

a layer of doped silicon dioxide over said spacer, over said undoped silicon dioxide cap, and in contact with said contact plug.

2

3

4

5

6


7

8

ABSTRACT OF THE INVENTION

The present invention relates to gate stack structure that is fabricated by a process for selectively plasma etching a structure upon a semiconductor substrate to form a designated topographical structure thereon utilizing an undoped silicon dioxide layer as an etch stop. In one embodiment, a substantially undoped silicon dioxide layer is formed upon a layer of semiconductor material. A doped silicon dioxide layer is then formed upon said undoped silicon dioxide layer. The doped silicon dioxide layer is etched to create the topographical structure. The etch has a material removal rate that is at least 10 times higher for doped silicon dioxide than for undoped silicon dioxide or the semiconductor material. One application of the inventive process includes selectively plasma etching a multilayer structure to form a self-aligned contact between adjacent gate stacks and a novel gate structure resulting therefrom. In the application, a multilayer structure is first formed comprising layers of silicon, gate oxide, polysilicon, and tungsten silicide. An undoped silicon dioxide layer is formed over the multilayer structure. After patterning and etching, the multilayer structure to form gate stacks therefrom, a layer silicon nitride is deposited and is etched to create spacers on the gate stacks that are generally perpendicular to the silicon layer. Doped silicon dioxide is then deposited over the gate stacks and corresponding spacers. A photoresist layer is utilized to expose selective portions of silicon dioxide layer above the contacts on the silicon layer that are to be exposed by etching down through the doped silicon dioxide layer. The doped silicon dioxide is then selectively etched using an anisotropical plasma etch that utilizes a carbon fluorine etch. The novel gate stack structure comprising an undoped silicon dioxide cap is capable of resisting a carbon fluorine etch.

G:\DATA\PAT\11675114.1PA








FIG. 2





Docket No: 11675.114

DECLARATION, POWER OF ATTORNEY, AND PETITION

I, Kei-Yu Ko, declare: that I am a citizen of the United States of America; that my residence and post office address is 4611 E. Rockbury Ct., Meridian, Idaho 83642; that I verily believe I am the original, first, and sole inventor of the subject matter of the invention or discovery entitled UNDOPED SILICON DIOXIDE AS ETCH STOP FOR SELECTIVE ETCH OF DOPED SILICON DIOXIDE, for which a patent is sought and which is described and claimed in the specification attached hereto; that I have reviewed and understand the contents of the above-identified specification, including the claims; and that I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Section 1.56(a) of Title 37 of the Code of Federal Regulations.

I declare further that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful, false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful, false statements may jeopardize the validity of the application or any patent issuing thereon.

I hereby appoint as my attorneys and/or patent agents: H. ROSS WORKMAN, Registration No. 25,230; RICK D. NYDEGGER, Registration No. 28,651; DAVID O. SEELEY, Registration No. 30,148; JONATHAN W. RICHARDS, Registration No. 29,843; JOHN C. STRINGHAM, Registration No. P-40,831; MICHAEL F. KRIEGER, Registration No. 35,232; BRADLEY K. DeSANDRO, Registration No. 34,521; JOHN M. GUYNN, Registration No. 36,153; GREGORY M. TAYLOR, Registration No. 34,263; DANA L. TANGREN, Registration No. 37,246; ERIC L. MASCHOFF, Registration No. 36,596; KEVIN B. LAURENCE, Registration No. 38,219; SUSAN K. MORRIS, Registration No. 39,780, JEFFREY L. RANCK, Registration No. 38,590; C. J. VEVERKA, Registration No. P-40,858; JONATHAN D. WOOD, Registration No. 39,076; ROBYN L. PHILLIPS, Registration No. 39,330; DAVID B. DELLENBACH, Registration No. 39,166; TIMOTHY M. FARRELL, Registration No. 37,321; LENA I. VINITSKAYA, Registration No. 39,448; JOHN N. GREAVES, Registration No. 40,362, KEVIN K. JOHANSON, Registration No. 38,506; MICHAEL L. LYNCH, Registration No. 30,871; and LIA P. DENNISON, Registration No. 34,095, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith. All correspondence and telephonic communications should be directed to:

BRADLEY K. DeSANDRO
WORKMAN, NYDEGGER & SEELEY
1000 Eagle Gate Tower
60 East South Temple
Salt Lake City, Utah 84111

Wherefore, I pray that Letters Patent be granted to me for the invention or discovery described and claimed in the foregoing specification and claims, declaration, power of attorney, and this petition.

Signed at Borse, I daho, this 28 day of

nventor:

4611 E.Rockbury Ct. Meridian, Idaho 83642

G:\DATA\WPDOCS\DF\MICRON\11675114.DEC